Agrees with the chip design team the test features the chip carries (scan, compression, memory BIST, logic BIST, boundary scan, IEEE 1500 wrappers and IEEE 1687 instruments) and describes how the tester reaches each one.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.