Using the SystemVerilog language to build testbenches that check a chip design works, including random tests, assertions and coverage tracking.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Verification courses, UVM (Universal Verification Methodology) projects, and writing testbenches for real blocks.
Register version 1.