Also known as: Retimer Verification Engineer; SerDes Digital Verification Engineer; High-Speed Link Verification Engineer; PAM4 Interface Verification Engineer
See this role on the SoC lifecycle or on the Soft IP lifecycle
Verifies the digital and mixed-signal logic of datacenter SerDes and retimers so links train and run reliably at high speed.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.