Builds the base array layout with its fixed routing, clock and power networks, fixed blocks and input and output ring, closes the physical checks and tapes out the base layers.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.