Designs the power device: cell and channel structure, drift layer, edge termination, gate and source layout, current sharing across a large die and the trade between on-resistance, switching loss, short-circuit withstand and gate oxide field, using TCAD and layout tools, then correlates the design with silicon and feeds ruggedness findings back.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.