The target dimensions, doping and layer values for the device structure that the process must deliver, such as drift layer thickness and doping, channel and gate dimensions and implant profiles.
Specification Work product in the Power and compound semiconductor lifecycle
It translates the device design into numbers the process team can build and measure. A process flow developed to informal assumptions leaves tolerances unlinked to device performance, and process variation erodes the design margin.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.