The mask layout of the power or compound device: active cells, gate and source routing, edge termination, pads, test structures and process control monitors, verified and released for mask making.
Design data Work product in the Power and compound semiconductor lifecycle
It fixes the device geometry the process will build. An unverified layout produces masks with errors, termination or pad geometry that differs from the design report, and missing test structures needed for process and reliability work.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.