Proving the process meets its intrinsic reliability targets, for gate dielectrics, transistor ageing, interconnect and other failure mechanisms, through stress tests on qualification vehicles to published methods such as those from JEDEC, and recording the result as the technology qualification.
This stage with its neighbours. Each row is a discipline active here, shaded by how mature its work is by the end of each stage.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.