Building the design with the FPGA vendor's tools onto the device's fixed fabric, closing timing against the constraints, and generating the bitstream.
This stage with its neighbours. Each row is a discipline active here, shaded by how mature its work is by the end of each stage.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.