Use to review the block's test structures, patterns and test collateral before IP views complete. Run by the DFT implementation engineer with the SoC DFT architect.
MustThe test structures match the DFT architecture frozen at the IP RTL freeze.
MustConnection to the SoC test access scheme is agreed and documented.
SeeStandard: IEEE 1500Standard: IEEE 1687Standard: IEEE 1149.1
ShouldWhere a wrapper is used, it isolates the block for test as specified.
SeeStandard: IEEE 1500
ShouldInternal memories have built-in self-test and repair as agreed.
28 more items for registered members.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.