Use before test insertion, the reference synthesis and model generation start. Run by the DFT implementation engineer and the soft IP hardening engineer.
MustIP verification sign-off has passed, or the design is frozen with only agreed fixes outstanding.
MustThe released design code version is labelled and is the one implementation will use.
ShouldThe power intent is checked against the code.
SeeStandard: IEEE 1801
19 more items for registered members.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.