Adding the block's test structures and producing what an integrator needs to implement it: timing constraints, a reference synthesis on a target process, timing models and test patterns. Layout and silicon proof belong to hard IP, which has its own lifecycle.
This stage with its neighbours. Each row is a discipline active here, shaded by how mature its work is by the end of each stage.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.