Delayed, as of 16:35 UTC. Source: delayed quotes from a public quote service, refreshed at most every two minutes. Prices in each listing's own currency. Market data, not investment advice.
Working out how the block is built: its internal structure, data paths, clocking and reset, configuration logic and register map, with the verification plan and the performance tracking set up alongside, until the micro-architecture is reviewed.
Where this stage sits
This stage with its neighbours. Each row is a discipline active here, shaded by how mature its work is by the end of each stage.
Key0.0Specified0.3Pre-alpha0.5Alpha0.8Beta1.0ReleasedLockedFaded block: still at the step shown before it, Held below Complete or Maintained under change control once complete or frozenFreeze or sign-off pointMilestone for one item; the rest of the work carries onMilestone gateTRTechnical readiness review (TR): a gate that checks the technology is ready before the next commitment.You are here: Micro-architectureAI impactDDisruption (red)AAugmentation (blue)OOpportunity (green)How AI is changing the workWhat the steps meanWhat the codes mean
IP Specification & Architecture: maturity 0.0, Specified. Requirements gathered and the specification written down, with interfaces and configuration options.A
Micro-architecture: maturity 0.3, Pre-alpha. Specification clarified against the micro-architecture, with open questions tracked.
RTL to Early Access: maturity 0.5, Alpha. Specification stable while the main features are coded; changes go through change control.
IP Specification & Architecture: maturity 0.0, Specified. Environment: the verification approach agreed from the specification: what to check, how, and in which configurations.
Micro-architecture: maturity 0.3, Pre-alpha. Environment: verification plan approved at the micro-architecture review; testbench, verification IP, checkers and coverage model being built from the specification.
Micro-architecture: maturity 0.0, Specified. Need for emulation judged from the block's size, configurations and software load, with the harness approach and emulator capacity agreed with verification; nothing compiled yet.
RTL to Early Access: maturity 0.3, Pre-alpha. Emulator set up and the early drop compiled.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.
RTL to Early Access: maturity 0.5, Alpha. Main features coded and running in simulation; the early access drop is built from it.A
A
RTL to Early Access: maturity 0.5, Alpha. Environment: running on the early access drop, with first tests passing on the main features and coverage collection started.D
. Early access released to integrators, with its limits stated.