Adding scan chains to a chip design so internal registers can be controlled and observed during manufacturing test, making defects easier to catch.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: DFT (design for test) courses, EDA tool use, and working through a scan flow on a small design.
Register version 1.