Analyzing memory bit fail maps to classify failure signatures — single-bit, row/column, block, edge and redundancy-exhausted patterns — and mapping them back to process, design margin or repair-algorithm causes using sort and BIST data.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Memory product or yield engineering role with access to BIST diagnosis data and the array's physical topology mapping.
Register version 1.