Also known as: CPU Core RTL Engineer; RISC-V Core Design Engineer; Microarchitecture Design Engineer (Processor IP); Embedded Processor Design Engineer
See this role on the Soft IP lifecycle
Implements the pipeline, caches, and memory system of licensable CPU cores such as Arm Cortex-class and RISC-V cores.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.