Also known as: Network-on-Chip Design Engineer; SoC Fabric Design Engineer; Bus Architecture Engineer
See this role on the AI accelerator lifecycle or on the SoC lifecycle or on the Soft IP lifecycle
Designs the on-chip network that carries all traffic between compute, memory and peripherals, meeting bandwidth, latency and quality-of-service targets without becoming a physical implementation bottleneck.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.