Finding and proving absence of deadlock and livelock in concurrent hardware — NoC and coherent fabrics, credit-based flow control, arbitration and ordering rules — using dependency/turn analysis, formal liveness properties and stress verification.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Fabric or coherency architecture and verification work; built on formal property checking practice and protocol ordering fundamentals.
Register version 1.