Also known as: Scan Implementation Engineer; DFT Insertion and PnR Engineer; Test Logic Physical Engineer
See this role on the SoC lifecycle or on the Soft IP lifecycle
Implements scan chains, MBIST and test structures physically so they meet timing and power in both test and functional modes.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.