Also known as: Verification Engineer (Customer Projects); UVM Verification Engineer; Functional Verification Engineer; SoC Verification Engineer, Design Services
See this role on the Structured ASIC lifecycle
Proves customer designs meet specification through constrained-random and directed verification before tape-out.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.