Also known as: FinFET/GAA Physical Design Engineer; Sub-5nm Physical Design Engineer; Backside Power Design Engineer
See this role on the SoC lifecycle or on the Soft IP lifecycle
Implements blocks on leading-edge FinFET and gate-all-around nodes where complex rules, variability and power delivery dominate.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.