Deciding which memory generations, densities, interface standards and product families to build next, for DRAM, NAND and HBM, from system makers' needs, the progress of JEDEC standards, the bit cost each option can reach and the capacity the company can bring to it, and approving a generation for definition.
This stage with its neighbours. Each row is a discipline active here, shaded by how mature its work is by the end of each stage.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.