Skip to main content
Chip lifecycle / Hand-off map / System modelling and virtual prototyping to Functional verification

System modelling and virtual prototyping to Functional verification

Functional models are packaged as reference models for verification scoreboards and software-driven tests.

Work products passed
  • Reference model package
  • Testbench wrapper
  • Known differences list

Register or sign in to read on

The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.