Functional verification
Proves the design does what the specification says before it is built. It plans what must be checked, builds testbenches, runs simulation, formal analysis, emulation and prototyping, measures coverage, and reports bugs to design until the coverage goals are met and every open bug is fixed or waived.
On the lifecycle charts
Discipline pages
Main stages
Gates it works towards
Register or sign in to read on
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.