Skip to main content
Chip lifecycle / Hand-off map / RTL design to Functional verification

RTL design to Functional verification

RTL design delivers regular RTL drops to verification, ending with feature-complete RTL at RTL freeze.

Work products passed
  • RTL source
  • Release notes for each drop
  • Lint reports

Register or sign in to read on

The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.