Skip to main content
Chip lifecycle / Hand-off map / IP design to Performance and power-performance analysis

IP design to Performance and power-performance analysis

IP design gives performance analysis the implementation results, such as synthesis and power data, for the block's power estimates.

Work products passed
  • Timing constraints
  • IP RTL source

Register or sign in to read on

The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.