IP design
Designs a reusable block that other teams will integrate, often into many chips. Beyond RTL design it covers configurability, standard interfaces, the constraints and power intent an integrator inherits, and the collateral that makes the block easy to integrate correctly.
On the lifecycle charts
Discipline pages
Gates it works towards
Register or sign in to read on
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.