Skip to main content
Chip lifecycle / Hand-off map / IP design to Architecture and specification

IP design to Architecture and specification

IP design raises the questions it meets while coding the block: unclear interface behaviour, configuration limits and trial synthesis results that put area or timing targets at risk.

Work products passed
  • IP RTL source
  • Specification change log

Register or sign in to read on

The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.