Skip to main content
Chip lifecycle / Hand-off map / Architecture and specification to Functional verification

Architecture and specification to Functional verification

Verification plans from the same frozen specification as design, independently of the RTL.

Work products passed
  • Architecture specification
  • Requirements traceability matrix
  • Interface definitions

Register or sign in to read on

The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.