Design for test
Adds the structures that let every manufactured part be tested quickly and thoroughly: scan chains and compression, built-in self-test for memories and logic, boundary scan and test access networks, and the patterns a tester applies. For an IP block it delivers the block's own test structures and patterns, ready for the SoC's test plan.
On the lifecycle charts
Main stages
Gates it works towards
Register or sign in to read on
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.