Writing and running software before the chip exists, on virtual platforms, RTL simulation, emulation and FPGA prototypes, so boot code, firmware and drivers are ready for first silicon and the software finds hardware bugs while they can still be fixed in the design.
This stage with its neighbours. Each row is a discipline active here, shaded by how mature its work is by the end of each stage.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.