Builds and runs the pre-silicon targets the software is developed on: fast instruction-accurate virtual platforms, emulation and FPGA prototypes of the RTL, and the hybrid set-ups that join them, then correlates them with silicon.
The full lifecycle detail, with its charts, flows, tables and every section, is for registered members. Registration is free and takes a minute. You come back to this page afterwards.