Acronym · Test & DFT
LBIST (Logic Built-In Self-Test)
Self-test of random logic in which an on-chip LFSR generates pseudo-random patterns into scan chains and a MISR compacts the responses into a signature compared against a golden value.
It needs test points to reach random-pattern-resistant faults.
- Also known as
- Logic BIST
- Type
- Acronym
- Domain
- Test & DFT, Built-in self-test
- Also relevant to
- Safety & Security
Notes
Long standard in IBM mainframe and automotive parts; now widespread because it can be rerun in the field for safety compliance.
Overview
LBIST, short for logic built-in self-test, is on-chip circuitry that tests a chip's random logic by itself: a pattern generator feeds pseudo-random values into the scan chains, and a signature register compresses the responses into one value that is compared with the expected result. Because it needs no external tester for its stimulus, it can run in the field, at start-up or periodically during operation. That makes it a common safety mechanism in automotive and other safety-critical chips.
How it works
LBIST normally reuses the scan chains. A linear feedback shift register acts as a pseudo-random pattern generator and its output is spread across many chains. After each pattern is shifted in, capture clocks store the logic's response, and as the next pattern shifts in, the chain outputs are fed through a compactor into a multiple-input signature register. At the end of the run the register holds a signature that is compared with the value expected from a fault-free design.
Pseudo-random patterns reach most faults easily, but some logic is hard to exercise by chance, so coverage levels off. Designers add test points, extra places to control or observe the logic, to lift it, and they must keep unknown values out of the signature, since one unknown makes the result unpredictable. Faults are also detected only on capture cycles, so most of the run is spent shifting. That matters when the test must finish within a fixed diagnostic interval, for example while a vehicle starts.
Vendors have attacked these limits in several ways. Siemens describes an observation scan technique that also observes results during shift cycles, cutting pattern counts, and a hybrid design in which logic BIST and compressed ATPG share most of the decompressor, compactor and signature hardware. Random patterns then catch most faults, and a smaller set of deterministic patterns covers the rest at manufacturing test.
Examples
- An automotive microcontroller that runs logic BIST at key-on and checks the signature before its safety functions are enabled.
- Periodic logic BIST in a safety-critical chip, kept short enough to finish within the allowed diagnostic test interval.
- Test points added to a design so that random patterns reach logic they would otherwise rarely exercise.
- A hybrid design in which the same on-chip hardware runs logic BIST in the field and compressed ATPG patterns on the production tester.
Why it matters
Logic BIST and in-system test engineers, DFT architects and functional safety designers work with it most, and safety architects count it as a mechanism against faults that could otherwise stay hidden. In automotive chips it is often how the logic shows at each start that it is still healthy, and its coverage feeds directly into the hardware safety metrics the chip must meet.
In the chip lifecycle, LBIST is chosen at architecture with the safety concept, inserted and fault-simulated during design, checked on first silicon, sometimes used at manufacturing test, and then runs throughout the product's life in the field.
It matters most to: DFT Architect, DFT Implementation Engineer, Functional Safety Digital Design Engineer, Hardware Safety Architect, Logic BIST & In-System Test Engineer
Common confusions
- Not the same as MBIST
- Memory BIST tests embedded memories with deterministic algorithms and often supports repair. LBIST tests random logic with pseudo-random patterns through the scan chains. LBIST vs MBIST
- Not the same as power-on self-test in computers
- A PC's power-on self-test is firmware that checks memory and devices at start-up. LBIST is hardware inside a chip that tests its gates and flip-flops.
- Not the same as software test libraries
- A software test library runs code on a processor to exercise its logic as a safety mechanism. LBIST uses dedicated hardware and the scan chains, and normally takes the tested logic out of service while it runs.
Sources
- Tessent LogicBIST (opens in a new tab), Siemens, 2026-10-22
- A leap forward for in-system test for automotive ICs (30 March 2020) (opens in a new tab), Siemens Digital Industries Software (Tessent blog), 2026-10-22
- Enhance Test Time and Quality with Tessent Hybrid TestKompress/LogicBIST (Nada Wahba, 30 January 2024) (opens in a new tab), Siemens Xcelerator Academy, 2026-10-22
- What is Design for Test (DFT)? (opens in a new tab), Synopsys, 2026-10-22
- Built-in self-test (Wikipedia) (opens in a new tab), Wikimedia Foundation, 2026-10-22
Related terms
Part of the Test & DFT glossary, with every term in the topic and the lifecycles, tools and standards that use them.
Where it appears on the Hub
Used on 10 pages of the Hub. In each group, the pages that mention it most come first.
Suggest an improvement
Suggest an improvement to this entry
A clearer definition, an example, a correction or a source an editor can check. Editors review every suggestion before the entry changes.
Last reviewed . Written by The Semiconductor Hub editorial team. The full glossary