Tools / Industry tools / Yosys

Yosys

EDA & Chip Design3 roles use thisOpen source

Verilog synthesis tool, with GHDL and Slang plugins for VHDL and SystemVerilog.

Curated by IIC-JKU (Harald Pretl)

Overview

AI-generated summary: verify before relying on it.

Open-source Verilog RTL synthesis framework
Supports logic optimization and technology mapping

8 more overview points for registered members.

Register or sign in to use this tool

The working tool, its inputs and its results are for registered members. Registration is free and takes a minute. You come back to this page afterwards.