Sequential logic synthesis and formal verification tool from UC Berkeley, used inside Yosys and OpenROAD flows.
Curated by IIC-JKU (Harald Pretl)
AI-generated summary: verify before relying on it.
5 more overview points for registered members.
The working tool, its inputs and its results are for registered members. Registration is free and takes a minute. You come back to this page afterwards.