Fixing a chip design until all timing paths meet their targets, by changing logic, placement, routing or constraints through repeated runs.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Digital design and physical design courses, STA tool practice, and working through real timing reports.
Register version 1.