Planning how clocks and resets are made and spread across a chip, including start-up order, gating and safe crossings between clock groups.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Built by digital design courses, SoC design projects, and reviewing real clock and reset specs.
Register version 1.