Understanding FinFET technology as it constrains design: fin quantization of drive strength, multi-Vt and multi-fin device options, self-heating, increased parasitic capacitance, layout-dependent effects and the restrictive design rules of 16/14nm through 5nm nodes.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Working a node migration in circuit design, library or process integration; built from foundry design-technology documentation and device physics coursework.
Register version 1.