Deciding how data moves through compute units and between memory levels, such as registers, caches and DRAM, to keep AI chips fast and efficient.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Built by computer architecture courses, accelerator design projects, and performance modelling.
Register version 1.