Also known as: AI Accelerator IP Architect; Neural Processing Unit Architect; Edge AI IP Architect
See this role on the Soft IP lifecycle
Defines the compute array, memory hierarchy and software interface of NPU IP for edge and automotive licensees.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.