The architecture fundamentals that constrain every chip decision: pipelining and hazards, caches and memory hierarchy, branch prediction, out-of-order execution, ISA versus microarchitecture, coherence and consistency, and Amdahl/roofline limits.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: Hennessy & Patterson-level coursework plus a project where they built or modeled a pipeline or cache.
Register version 1.