Knowledge of the Arm architecture as a design constraint: AArch64 execution and exception levels, the memory model and barriers, MMU and translation regimes, GIC interrupt architecture, system registers, and the profile differences (A/R/M) plus extensions like SVE.
No statement on what tools can do has been recorded for this skill yet.
The Hub knows of no registered course, programme or certification for this skill yet.
Note from the research register: CPU, SoC or firmware role reading the Arm Architecture Reference Manual against real code and RTL.
Register version 1.