Also known as: Logic Synthesis Engineer; Front-End Timing Closure Engineer; Pre-Layout Timing Engineer; Synthesis and Constraints Engineer
See this role on the SoC lifecycle or on the Soft IP lifecycle
Runs logic synthesis and shapes RTL and constraints so physical design can reach timing and power targets.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.