Also known as: PDN Design Engineer; On-Chip Power Grid Engineer; Power Grid Design Engineer
See this role on the SoC lifecycle or on the Soft IP lifecycle
Designs the on-die power grid, decoupling and power-gate network to hold voltage steady under load.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.