Also known as: PLP Process Engineer; Panel Fan-Out Engineer; Large-Format Packaging Engineer
See this role on the Chiplet lifecycle or on the Package technology lifecycle or on the SoC lifecycle
Scales advanced packaging from round wafers to large rectangular panels — 300 by 300 up to 600 by 600 millimetres — to cut cost per unit through area utilisation. Solves the uniformity, warpage and handling problems that panel format creates.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.