See this role on the SoC lifecycle or on the Package technology lifecycle or on the Hard IP lifecycle
Designs the die-to-system interconnect — package selection, advanced packaging (2.5D/3D), thermal and signal integrity.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.