Also known as: Model Compression Engineer; Pruning and Distillation Engineer; Neural Architecture Efficiency Engineer
See this role on the SoC lifecycle
Shrinks and restructures neural networks through pruning, sparsity, knowledge distillation and architecture search so they fit the compute, memory and power envelope of the target silicon without unacceptable quality loss.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.