Also known as: Memory Reliability And Qualification Engineer; DRAM Reliability Engineer; Retention And Endurance Engineer
See this role on the Memory lifecycle or on the SoC lifecycle
Proves that memory keeps its data for the specified lifetime under the specified use — retention, endurance, disturb, RowHammer and package-level stress — and quantifies the failure rates the company is willing to warrant.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.