Also known as: Disaggregated Memory Architect; CXL Fabric and Memory Pooling Architect; Composable Memory Systems Architect
See this role on the SoC lifecycle
Designs rack-scale memory pooling and sharing so datacenters raise memory utilisation and cut stranded DRAM.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.