Also known as: Memory Silicon Characterization Engineer; DRAM Bench Characterization Engineer; Memory Evaluation Engineer
See this role on the Process node lifecycle or on the PDK lifecycle or on the Memory lifecycle or on the SoC lifecycle
Measures what the silicon actually does versus what the design intended — timing margins, voltage windows, retention distributions, threshold voltage histograms and power — turning bench data into the margin evidence that gates a product release.
Work in progressNo day-in-the-life description has been written for this role yet. If you do this work, we would welcome yours. Suggest a source or a correction
The role's tasks, work products, gates, skills, career paths, listings and pay benchmarks are for registered members. Registration is free and takes a minute. You come back to this page afterwards.